Sealbook

SpinalHDL/VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

cpufpgariscvsocsoftcorespinalhdlverilogvhdl

License & maintenance

MIT is a permissive license: free to use commercially with attribution.

Last code push 7 days ago.