chipsalliance/verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
License & maintenance
Custom or modified license that GitHub does not recognise: read the LICENSE file in the repository before using it in a product.
Last code push 26 days ago.